

CLAIMS

What is claimed is:

5 1. A method for providing multiple channel audio in a computing system, the method comprises the steps of:

receiving an audio setup signal that indicates whether audio is to be outputted as stereo audio or multiple channel audio;

10 when the multiple channel audio is to be outputted, disabling a line-in driver such that a multiple channel driver is operably coupled to an audio jack; and

15 when the stereo audio is to be outputted, disabling the multiple channel driver such that the line-in driver is operably coupled to the audio jack.

20 2. The method of claim 1, wherein the step of receiving the audio setup signal further comprises:

receiving line-in driver setting information and multiple channel driver setting information;

storing the line-in driver setting information in a line-in driver register; and

storing the multiple channel driver setting information in a multiple channel register.

25 3. The method of claim 1, wherein the disabling the line-in driver further comprises muting the line-in driver.

30 4. The method of claim 1, wherein the disabling the multiple channel driver further comprises placing the multiple channel driver in a high impedance state.

5. An audio codec comprising:

an input/output interface operably coupled to receive and transmit digitized audio data;

5 an audio setting register that stores audio setting information contained in the digitized audio data;

a line-in driver operably coupled to an external audio jack when the audio setting information indicates stereo audio operation and is disabled when the audio setting information indicates multiple channel audio operation; and

10

a multiple channel driver operably coupled to the external audio jack when the audio setting information indicates multiple channel audio operation and is disabled when the audio setting information indicates stereo audio operation

15 6. The audio codec of claim 5, wherein the audio setting register further comprises:

multiple channel register that stores multiple channel setting information of the audio setting information; and

20 a line-in register that stores line-in setting information of the audio setting information.

7. The audio codec of claim 5, wherein the multiple channel driver further comprises:

a left channel driver;

25

a right channel driver; and

a disabling circuit operably coupled to the left channel driver and the right channel driver, wherein the disabling circuit disables the left channel driver and the right channel driver when the audio

30 setting information indicates stereo operation.

5

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100	

9. An audio codec comprises:

a processing module; and

5 memory operably coupled to the processing module, wherein the memory stores operational instructions that cause the processing module to:

receive an audio setup signal that indicates whether audio is to be outputted as stereo audio or multiple channel audio;

10

when the multiple channel audio is to be outputted, disable a line-in driver such that a multiple channel driver is operably coupled to an audio jack; and

15

when the stereo audio is to be outputted, disable the multiple channel driver such that the line-in driver is operably coupled to the audio jack.

10. The audio codec of claim 9, wherein the memory further comprises operational instructions that cause the processing to receive the audio setup signal by:

20

receiving line-in driver setting information and multiple channel driver setting information;

storing the line-in driver setting information in a line driver register; and

storing the multiple channel driver setting information in a multiple channel register.

25

11. The audio codec of claim 9, wherein the memory further comprises operational instructions that cause the processing to disable the line-in driver by muting the line driver.

12. The audio codec of claim 9, wherein the memory further comprises operational instructions that cause the processing to disable the multiple channel driver by placing the multiple channel driver in a high impedance state.

2007-07-20 14:56:50

13. A method for providing multiple channel audio in a computing system, the method comprises the steps of:

receiving an audio setup signal that indicates whether audio is to be outputted as stereo audio
5 or multiple channel audio;

when the multiple channel audio is to be outputted, disabling a microphone driver such that a multiple channel driver is operably coupled to an audio jack; and

10 when the stereo audio is to be outputted, disabling the multiple channel driver such that the microphone driver is operably coupled to the audio jack.

14. The method of claim 13, wherein the step of receiving the audio setup signal further comprises:

15 receiving microphone driver setting information and multiple channel driver setting information;

storing the microphone driver setting information in a microphone driver register; and

20 storing the multiple channel driver setting information in a multiple channel register.

15. The method of claim 13, wherein the disabling the microphone driver further comprises muting the microphone.

25 16. The method of claim 13, wherein the disabling the multiple channel driver further comprises placing the multiple channel driver in a high impedance state.

17. An audio codec comprising:

an input/output interface operably coupled to receive and transmit audio data;

5 an audio setting register that stores audio setting information contained in the audio data;

a microphone driver operably coupled to an external audio jack when the audio setting information indicates stereo audio operation and is disabled when the audio setting information indicates multiple channel audio operation; and

10 a multiple channel driver operably coupled to the external audio jack when the audio setting information indicates multiple channel audio operation and is disabled when the audio setting information indicates stereo audio operation

15 18. The audio codec of claim 17, wherein the audio setting register further comprises:

multiple channel register that stores multiple channel setting information of the audio setting information; and

20 a microphone register that stores microphone setting information of the audio setting information.

19. The audio codec of claim 17, wherein the multiple channel driver further comprises:

a left channel driver;

25 a right channel driver; and

a disabling circuit operably coupled to the left channel driver and the right channel driver, wherein the disabling circuit disables the left channel driver and the right channel driver when the audio
30 setting information indicates stereo operation.

20. The audio codec of claim 19, wherein the disabling circuit causes the left and right channel drivers to have a high impedance with respect to the external audio jack when the audio setting information indicates the stereo operation.

21. An audio codec comprises:

a processing module; and

- 5 memory operably coupled to the processing module, wherein the memory stores operational instructions that cause the processing module to:

receive an audio setup signal that indicates whether audio is to be outputted as stereo audio or multiple channel audio;

10

when the multiple channel audio is to be outputted, disable a microphone driver such that a multiple channel driver is operably coupled to an audio jack; and

15

when the stereo audio is to be outputted, disable the multiple channel driver such that the microphone driver is operably coupled to the audio jack.

22. The audio codec of claim 21, wherein the memory further comprises operational instructions that cause the processing to receive the audio setup signal by:

20

receiving microphone driver setting information and multiple channel driver setting information;

storing the microphone driver setting information in a line driver register; and

storing the multiple channel driver setting information in a multiple channel register.

25

23. The audio codec of claim 21, wherein the memory further comprises operational instructions that cause the processing to disable the microphone driver by muting the line driver.

24. The audio codec of claim 21, wherein the memory further comprises operational instructions that cause the processing to disable the multiple channel driver by placing the multiple channel driver in a high impedance state.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99																																																																																																																																																												
0	00000000	00000001	00000010	00000011	00000100	00000101	00000110	00000111	00001000	00001001	00001010	00001011	00001100	00001101	00001110	00001111	00010000	00010001	00010010	00010011	00010100	00010101	00010110	00010111	00011000	00011001	00011010	00011011	00011100	00011101	00011110	00011111	00100000	00100001	00100010	00100011	00100100	00100101	00100110	00100111	00101000	00101001	00101010	00101011	00101100	00101101	00101110	00101111	00110000	00110001	00110010	00110011	00110100	00110101	00110110	00110111	00111000	00111001	00111010	00111011	00111100	00111101	00111110	00111111	01000000	01000001	01000010	01000011	01000100	01000101	01000110	01000111	01001000	01001001	01001010	01001011	01001100	01001101	01001110	01001111	01010000	01010001	01010010	01010011	01010100	01010101	01010110	01010111	01011000	01011001	01011010	01011011	01011100	01011101	01011110	01011111	01100000	01100001	01100010	01100011	01100100	01100101	01100110	01100111	01101000	01101001	01101010	01101011	01101100	01101101	01101110	01101111	01110000	01110001	01110010	01110011	01110100	01110101	01110110	01110111	01111000	01111001	01111010	01111011	01111100	01111101	01111110	01111111	10000000	10000001	10000010	10000011	10000100	10000101	10000110	10000111	10001000	10001001	10001010	10001011	10001100	10001101	10001110	10001111	10010000	10010001	10010010	10010011	10010100	10010101	10010110	10010111	10011000	10011001	10011010	10011011	10011100	10011101	10011110	10011111	10100000	10100001	10100010	10100011	10100100	10100101	10100110	10100111	10101000	10101001	10101010	10101011	10101100	10101101	10101110	10101111	10110000	10110001	10110010	10110011	10110100	10110101	10110110	10110111	10111000	10111001	10111010	10111011	10111100	10111101	10111110	10111111	11000000	11000001	11000010	11000011	11000100	11000101	11000110	11000111	11001000	11001001	11001010	11001011	11001100	11001101	11001110	11001111	11010000	11010001	11010010	11010011	11010100	11010101	11010110	11010111	11011000	11011001	11011010	11011011	11011100	11011101	11011110	11011111	11100000	11100001	11100010	11100011	11100100	11100101	11100110	11100111	11101000	11101001	11101010	11101011	11101100	11101101	11101110	11101111	11110000	11110001	11110010	11110011	11110100	11110101	11110110	11110111	11111000	11111001	11111010	11111011	11111100	11111101	11111110	11111111